

OUTCOME BASED CURRICULUM

Certificate Program on Practical Approach to SoC-Design

Section	Section Name	Section Description	Lectures (Each Lecture is more than 30 mints)	Learning Objectives (After Completion of each lecture the Learner will be able to work on):-
Section-I	Practical Approach to SoC Design	 This Section describes comprehensive overview of the SoC design process. It explains end-to-end system on chip (SoC) design processes and includes updated coverage of design methodology, the design environment, EDA tool flow, design decisions, choice of design intellectual property (IP) cores, sign-off procedures, and design infrastructure requirements. This Section also covers critical advanced guidance on the latest UPF-based low power design flow, challenges of deep submicron technologies, and 3D design fundamentals. This Section provides engineers who aspire to become VLSI designers with all the necessary information and details of EDA tools. 	 ➤ Introduction ➤ System on Chip (SoC) Design ➤ Assessment 	 Introduction to CMOS VLSI Application Areas of SoC Trends in VLSI System on Chip Complexity Integration Trend from Circuit to System on Chip Speed of Operation Die Size Design Methodology Skill Set Required EDA Environment Challenges in All System on Chip (SoC) Constituents of SoC Application-Specific Processors Control Processors Digital Signal Processors Vector Processors SoC Development Life Cycle SoC Design Requirements Design Strategy SoC Design Planning System Modeling System Module Development Feasibility Study IP Design Decisions Verification Ips Target Technology Decision Development Plan EDA Tool Plan Design Center Infrastructure Computational Servers Filers Workstations Backup Servers Source Control Server Firewalls Resource Planning SoC Design Flow EVM Design Development Flow Software Development Flow
			➤ SoC Constituents	 Product Integration Flow SoC Constituents Issues of Hw-Sw Co-Design Embedded Memories Protocol Blocks Mixed Signal Blocks Radio Frequency (RF) Control Blocks Analog Blocks

 System Software GAMP Classification of Software Design-Specific Blocks

Section	Section Name	Section Description	Lectures (Each Lecture is more than 30 mints)	Learning Objectives (After Completion of each lecture the Learner will be able to work on):-
Section-II	VLSI Logic Design and HDL	Basic logic functions are combinational and sequential circuits, but the majority of the SoC designs are sequential designs as it is easy to represent system functionality by data/control path architectures. This is easily done by defining their different states spread across time. Data path architectures of system definition can be extended to most of the subsystems if their functionality can be classified as a finite number of states. This requires identifying the system functionality as small logic partitions and realizing them as fundamental logic circuits.	→ Synthesis and Static Timing Analysis (STA)	 SoC Design Concepts Asynchronous Circuits Speed Matching Network on Chip Architecture Hardware Accelerator Hardware Description Languages (HDL Behavioral Modelling of the Hardware System Dataflow Modeling of the Hardware System Structural Modeling of the Hardware System Input-Output Pad Instantiation SoC Synthesis Design Rule Constraints SoC Design Synthesis Low-Power Synthesis Reports Static Timing Analysis (STA) Timing Definition Timing Delay Calculation Concepts Timing Analysis Modeling Process, Voltage, and Temperature Variations Timing and Design Constraints Organizing Paths to Groups Design Corners Challenges of STA During SoC Design
			➤ SoC Design Verification	 Importance of Verification Verification Plan and Strategies Verification Plan Functional Verification Verification Methods Design for Verification Verification Example Verification Tools Verification Language Automation Scripts Design for Verification Assertions in Verification Verification Reuse and Verification Ips Universal Verification Methodology (UVM) Bug and Debug Bug Tracking Workflow FPGA Validation Validation on Development Boards

Section	Section Name	Section Description	Lectures (Each Lecture is more than Learning Objectives (After Completion of each lecture the	
		_	30 mints)	Learner will be able to work on):-
Section-III	SoC Physical	> VLSI SoC design flow involves	➤ SoC Physical Design	➤ Re-convergent Model of VLSI SoC Design
	Design	stages where the design is		➤ File Formats
		converted to different forms until		SoC Physical Design
		the time it is taped out for		Physical Design Theory
		fabrication. These design conversions are from the design requirements or specification in document format to register transfer level (RTL) as behavioural model to design netlist in structural form (gate-level) to design layout as physical structures.		Stick Diagrams
				Physical Design Setup and Floor Plan
				Floor Planning
				➤ SoC Power Plan
				Two-Step Synthesis of SoC Design
				Placement
	(gate-level) to design layout			Physical Design Constraints
				Clock Tree Synthesis (CTS)
				Routing
				ECO Implementation
				Advanced Physical Design of SoCs
			Photolithography and Mask Pattern	
		SoC Physical Design	SoC Design Verification by Formal Verification	
l			Verification	➤ Model Checking
				Logic Equivalence Check (LEC)
				Static Timing Analysis (STA)
			> ECO Checks	
			➤ Electromigration (EM)	
			Simultaneous Switching Noise (SSN)	
				Electrostatic Discharge (ESD) Protection
				➤ IR and Cross Talk Analysis
				Layout Verse Schematic (LVS)
				Gate Level Simulation
				Electrical Rule Check (ERC)
				> DRC Rule Check
				Design Rule Violation (DRV) Checks
				Design Tape Out

Section	Section Name	Section Description	Lectures (Each Lecture is mon	re than Learning Objectives (After Completion of each lecture the
			30 mints)	Learner will be able to work on):-
Section-IV	SoC Packaging & Reference Designs	SoCs have to be packaged such that they can interface with the rest of the world in a product to be used as a single unit or be interfaced with other circuits. They also have to be protected from mechanical stress, environmen (humidity, pollution), and electrostatic discharge during handling. In addition, SoCs have to be exposed to be tested to ensure reliability with tests like the environmental test, burn-in tests and other safety tests before they are ready for use. This is achieved by packaging it. Packaging provides a high-yield assembly for the next level of integration or interconnection on board for realizing the final product. Hence the package must meet all device performance requirements such as electrical (inductance, capacitance cross talk), thermal (power dissipation, junction temperature) quality, reliability, cost objectives and testability at the package level Hence, system on chip dies are assembled in the package.	SoC Packaging Reference Designs	 Introduction to VLSI SoC Packaging Classification of Packages Criteria for Selection of Packages Package Components Package Assembly Flow Packaging Technology Flip-Chip Packages Typical Packages Package Performance System Integration Packaging Trends Design for Trial Prerequisites User Guidelines Design Directory Arithmetic functions Logical function blocks Design Flow Logic Equivalence Check (LEC) MINI-SoC Design

Section-V AMBA Design	This section introduces the main features of Advanced Microcontroller Bus Architecture (AMBA) AXI4, highlighting the differences from the previous version AXI3. The section explains the key concepts and details that help you implement the AXI4 protocol.	➤ AMBA➤ AXI protocol	 What is AMBA, and why use it? Where is AMBA used? Why use AMBA? How has AMBA evolved? AXI in a multi-master system AXI channels Main AXI features
		➤ Channel transfers and transactions	 Channel handshake Differences between transfers and transactions Channel transfer examples Write transaction: single data item Write transaction: multiple data items Read transaction: single data item Read transaction: multiple data items Active transactions
		 ➤ Channel signals ➤ Atomic Process 	 Write channel signals Read channel signals Data size, length, and burst type Protection level support Cache support Response signaling Write data strobes Atomic accesses with the lock signal Quality of service Region signaling User signals AXI channel dependencies Locked accesses Exclusive access hardware monitor operation Exclusive transaction pairs: both pass Exclusive transaction pairs: one pass, one fail
		➤ Transfer behavior and transaction ordering	 Examples of simple transactions Transfer IDs Write transaction ordering rules Read transaction ordering rules Read and write channel ordering Unaligned transfer start address Endianness support Read and write interface attributes Project on AHB design

Note: Eligibility: M.Tech/ME/B.Tech/BE/MSc/BSc (Complited/Pursuing) (ECE/EEE/Electronics/Computer Science)
Placement: - Complete Assistance provided after End-Exam Qualify.

Duration: - 12 Weeks through Online Classes
Fees: - Rs 6000/-

Thank You