

SKSEMAUTOM(OPC)PYTLY

INDUSTRY-4,0

OUTCOME BASED CURRICULUM

ML-Driven Verification for Next-Gen SoCs

Exploring the Many Routes in VLSI!

VLSI isn't just about chip design — it's a universe of opportunities. From Front-End Design to Physical Design, Verification, EDA Tool Development, and even Semiconductor Fabrication, every route plays a key role in bringing technology to life. This roadmap helps students and engineers discover where their interests truly lie — whether it's logic, layout, coding, or circuits.

ROUTES IN VLSI VLSI Front-End Design Back-End Design Analog / Mixed-**Verification & Validation** Signal Design Analog / Mixed-Signal **EDA Tools Development** Design Verification & Validation Semiconductor **Process Fabrication BONUS: Embedded Systems Embedded Systems**

Master the Art of Semiconductor ML-Verification with Industry-Relevant Skills

Course Overview: This outcome-based course is designed to equip learners with essential ML-Driven SoC verification techniques, focusing on SystemVerilog, Universal Verification Methodology (UVM), and automation scripting (TCL). The program blends theoretical concepts with practical hands-on assignments, real-world design projects, and advanced debugging techniques, preparing learners for industry-ready roles in semiconductor technology.

Core Technical Skills:

- > Verilog Proficiency: Deep dive into Verilog, including RTL design, procedural blocks, and data types.
- > SystemVerilog Proficiency: Deep dive into SystemVerilog, including RTL design, verification constructs, procedural blocks, and data types.
- > Universal Verification Methodology (UVM): Industry-standard methodology to improve the efficiency and reusability of verification environments by Integrating with Machine Learning Algorithms.
- > Verification Techniques: Covers Black Box, White Box, and Gray Box verification approaches.
- > DFV (Design for Verification): Optimized SoC design strategies that streamline verification.
- > Hardware Simulation Tools: Exposure to Verilator for SoC simulation.
- > Automation with TCL: TCL scripting to automate verification processes, reducing repetitive workload.
- > Complete RISC-V Design and Verification using SV and Integration with ML
- > Python-UVM-RTL: Deep dive into python-UVM based Verification leads to ML Integration
- > UVM-ML: The UVM-ML framework that enables multi-language verification by allowing components written in different verification languages—like SystemVerilog (UVM-SV)—to work together in a unified testbench environment.

Practical Implementation & Assignments:

- > Industry-based Verification Projects: Includes tasks such as Decade Counter Design, Scrambler/Descrambler Verification, FIFO design, and FSM Optimization.
- > Testbench Development: Building efficient RTL test environments using SystemVerilog and verification tools.
- > UVM-Based Testbenches: Developing self-checking and object-oriented verification models.
- > Simulation & Debugging Techniques: Includes coverage analysis, lint tools, and debugging strategies.

Additional Benefits & Opportunities:

- > Hands-on LMS Access: Full access to learning materials, recorded classes, and assignments via SkSemAutom LMS.
- > Internship Opportunity: Students can gain practical experience alongside learning.
- > Placement Assistance: Guidance provided for securing SoC Verification Engineer roles.
- > EDA Tool Access: Learners get permanent access to necessary design tools for hands-on practice.
- > Interview Preparation: Includes SoC verification interview questions for job readiness.

Course Structure & Duration:

- > Format: 6-months online learning with daily live sessions.
- ➤ Total Learning Hours: 320 hours of intensive training. For ₹12,000 only! and early bird fees ₹10,000
- > Complete Axis will be given to LMS (www.sksemautom.com) for Course Material, Recorded Classes, and Assignments

INDUSTRY-4,0

➤ Eligibility: M.Tech/ME/B.Tech/BE/MSc/BSc (Completed/Pursuing) (ECE/EEE/Electronics/Computer Science)

Section	Section Name	Section Description	Lectures (Each Lecture is more	Learning Objectives (After Completion of each lecture the
			than 30 mints)	Learner will be able to work on):-
Section-I	SoC Design	> System-on-Chip (SoC) Design	Soc Design Verification	➤ Importance of Verification
	Verification	Verification is a crucial process in	➤ Assignment	Verification Plan and Strategies
		ensuring the functionality,		Verification Plan
		performance, and reliability of		➤ Functional Verification
		complex integrated circuits before		
		they are manufactured. It involves	TON 1/00	
		testing and validating the design to	ALTOMOPO	DIA
		catch potential bugs and ensure	7.0	
		compliance with specifications.		1470

Section	Section Name	Section Description	Lectures (Each Lecture is more than 30 mints)	Learning Objectives (After Completion of each lecture the Learner will be able to work on):-
Section-II	Verification Methods	 Verification methods in SoC design ensure that the design functions a intended before fabrication. Here ar the main verification approaches: Simulation-Based Verification Uses testbenches to simulate the design behavior under various conditions. Popular methodologies include: Register Transfer Level (RTL Simulation: Verifies logic design. Gate-Level Simulation: Check timing accuracy after synthesis. Formal Verification: Mathematic methods prove design correctnes without exhaustive simulations. Model Checking: Analyzes state transitions. Equivalence Checking: Confirm that RTL code matches the synthesized netlist. 		 ➢ Black Box Verification ➢ White Box Verification ➢ Gray Box Verification

Section	Section Name	Section Description	Lectures (Each Lecture is more than 30 mints)	Learning Objectives (After Completion of each lecture the Learner will be able to work on):-
Section-III	Design for Verification	> Design for Verification (DFV) in SoC Technology refers to designing integrated circuits with verification efficiency in mind. Since verification consumes a significan portion of the development cycle DFV techniques help streamline this process, making it easier to identify and fix bugs.	> Assignment	 Introduction RTL Test bench internal modules to simulate use case scenario of VLSI SoCs Automated test environment Design and Verification Assertions

Section	Section Name	Section Description	Lectures (Each Lecture is more than	Learning Objectives (After Completion of each lecture the
Section-IV	Verification	This section Describes how to write Verilog Code for verification with Industry based Examples. It also covers different verification Tool and brief explanation of Verification Language.	 Verification Tools Verification Language Introduction 	 Decade counter Design and Verification self-synchronizing scrambler Design and Verification Descrambler Design and Verification Simulators. Coverage tools. Lint tools. Verification Language brief explanation
Section-V	Verification Language Continued		> Assignment	 ASIC Design Flow ASIC Verification . Strategies for SOC Verification Verilog Constructs Concurrent Assignments Procedural Block Introduction to SystemVerilog SystemVerilog for Hardware Description and Verification Summary and Future Discussions

	> SystemVerilog Literal Valuesand Data Types	 Predefined Gates Structural Modelling SystemVerilog Format Specifier Multi-bit Constants and Concatenation Literals Data Types
SKSEN	AUTOM(OPC	> Summary Introduction
	System verilog Assignment	 Introduction The Net Data Type Combinational Elements always_comb to Implement the Code Converters Understanding of Concurrency Procedural Block always_latch Procedural Block always_ff Use the always_ff to Implement the Sequential Design Instantiation Using Named Port Connections Instantiation Using Mixed Port Connectivity Summery
	SystemVerilog and OOPS SupportAssignment	 Enumerated Data Types Structures Unions Arrays Summary
	➤ Important SystemVerilog Enhancements ➤ Assignment	 Verilog Procedural Block SystemVerilog Procedural Blocks Block Label Statement Label Module Label Task and Function Enhancements Void Function Loops Guidelines Summary
	 Combinational Design Using System Verilog Assignment 	 Role of always_comb Procedural Block Nested if-else and Priority Logic Parameter and Its Use in Design Conditional Operator and Use to Infer the Mux Logic Decoders Priority Encoder Summery

	Sequential Design Using	Intentional Latches Using always_latch
	SystemVerilog	➤ PIPO Register Using always_ff
	> Assignment	Using Asynchronous Reset
		Using Synchronous Reset
		➤ Up-Down Counter
		➤ Shift Register
		➤ Ring Counter
		> Johnson Counter
	· ITOMATOR	➤ Implement RTL for Clocked Arithmetic Unit
	ALTONIOPO	➤ Implement RTL for Clocked Logic Unit
- 一下	P	➤ Summery

INDUSTRY-4,0

Section	Section Name	Section Description	Lectures (Each Lecture is more than 30 mints)	Learning Objectives (After Completion of each lecture the Learner will be able to work on):-
Section-VI	RISC-V	➤ RISC-V (pronounced "risk-five") is an open-source instruction set architecture (ISA) based on the principles of Reduced Instruction Set Computing (RISC). It was developed at the University of California, Berkeley, and is now maintained by RISC-V International.	Instruction Set Assignment	 Introduction to RISC-V Technical requirements The RISC-V architecture and applications The RISC-V base instruction set RISC-V extensions RISC-V variants 64-bit RISC-V Standard RISC-V configurations RISC-V assembly language Implementing RISC-V in an FPGA
			 simple RISC-V processor using SystemVerilog Assignment 	> RISC-V Design simulation using Verilator
			> IP-XACT & Automation	 Create XML templates for RISC-V IP blocks Demonstrate automated integration of RISC-V cores into SoC verification environments Align with your IP-XACT module goals for scalable workflows
			> RISC-V-AI	 Explore AI acceleration on RISC-V as a capstone project Include compiler design, OS porting, and performance optimization

SKSEMAUTOM(OPC)	PYTLTO

Section	Section Name	Section Description	Lectures (Each Lecture is more than 30 mints)	Learning Objectives (After Completion of each lecture the Learner will be able to work on):-
Section-VII	On-VII Universal Verification Methodology (UVM)	 Universal Verification Methodology (UVM) is an industry standard verification methodology to define, reuse, and improve the verification environment and to reduce the 	➢ Introduction to UVM➢ Assignment	 Introduction Importance of UVM Verification Planning & Coverage Diven Verification in UVM
		environment and to reduce the cost of verification. It provides certain application programming interfaces (APIs) for the use of base class library (BSL) components in the verification environment making them reusable and tool independent.	UVM-OverviewAssignment	 UVM Testbench and Environments Interface UVCs System and Module UVCs System Verilog UVM Class Library UVM Utilities
			 SystemVerilog Interfaces and Bus Functional Models Assignment 	 Introduction The TinyALU BFM (Bus Functional Model) Creating a Modular Testbench Summary of Bus Functional Models
			 Object-Oriented Programming (OOP) Assignment 	 Introduction Importance of OOP Code Reuse Code Maintainability Memory Management Summary of Object-Oriented Programming
		INDE	STRY-4.0	

SEMAU.	 Coroutines Assignment Cocotb Queue Assignment 	 Coroutine Definition Coroutine-based Co-simulation Testbench (Cocotb) Role of Coroutines in Cocotb Time-Consuming Functions Across Languages Summary of Classes and Extension Introduction Task Communication Blocking Communication Nonblocking Communication
	Simulating with cocotbAssignment	 Introduction Verifying a counter cocotb triggers Testing reset_n Checking that the counter counts
	> Basic testbench: 1.0 > Assignment	 Introduction The Tiny ALU A cocotb testbench Importing modules The Ops enumeration The alu_prediction () function Setting up the cocotb Tiny ALU test Sending commands Sending a command and waiting for it to complete Checking the result Finishing the test
	➤ Tiny Alu Bfm ➤ Assignment	 Introduction The Tiny ALU BFM coroutines The tiny alu_utils module Living on the clock edge The Tiny Alu Bfm singleton Initializing the Tiny Alu Bfm object The reset() coroutine The communication coroutines Launching the coroutines using start soon () Interacting with the bfm loops The cocotb test
IN IN I	DUSTRY-4,0	

SKSEMAUT	 Class-based testbench: 2.0 Assignment Why UVM Assignment 	 Introduction The class structure The BaseTester class The RandomTester The MaxTester The Scoreboard class Initialize the scoreboard Define the data-gathering tasks The Scoreboard's start_tasks() function The Scoreboard's check_results() function The execute_test() coroutine The cocotb tests Introduction How do we define tests? How do we reuse testbench components? How do we create verification IP? How do multiple components monitor the DUT?
		 How do we create stimulus? How do we share common data? How do we modify our testbench's structure in each test? How do we log messages? How do we pass data around the testbench?
	uvm_test testbench: 3.0Assignment	 Introduction The HelloWorldTest class Refactoring testbench 2.0 into the UVM The BaseTest class The Random Test and MaxTest classes
	> uvm_component > Assignment	 Introduction build_phase(self) connect_phase(self) end_of_elaboration_phase(self) start_of_simulation_phase(self) run_phase(self) extract_phase(self) check_phase(self) report_phase(self) final_phase(self) Running the phases Building the testbench hierarchy The uvm_component instantiation arguments. TestTop (uvm_test_top)

		 MiddleComp (uvm_test_top.mc) BottomComp (uvm_test_top.mc.bc) Running the simulation
	uvm_env testbench: 4.0 Assignment	 Introduction Converting the testers to UVM components BaseTester RandomTester and MaxTester
VSEMAUTON	A(OPC)PVT/T	 Scoreboard Using an environment Creating RandomTest and MaxTest

INDUSTRY-4,0

SKSEMAUT	LoggingAssignment	 Introduction Creating log messages Logging Levels Setting Logging Levels Logging Handlers Adding a handler Removing a handler Removing the default Stream Handler Disabling logging Changing the log message format
SKSL	ConfigDB ()Assignment	 Introduction A hierarchy-aware dictionary The ConfigDB().get() method The ConfigDB().set() method Wildcards Global data Parent/child conflicts
	Debugging the ConfigDB ()Assignment	 Introduction Missing data Catching exceptions Printing the ConfigDB Tracing ConfigDB () operations
	UVM FactoryAssignment	 Introduction The create() method uvm_factory() Factory overrides by instance Using the create() method carefully Debugging uvm_factory()
	UVM factory testbench: 5.0Assignment	 Introduction AluEnv RandomTest MaxTest
IND	JSTRY-4,0	

	Component communicationsAssignment	 Introduction Why use TLM 1.0? Ports Exports Nonblocking communication in pyuvm Debugging uvm_tlm_fifo
SKSEMAUT	Analysis portsAssignment	 Introduction The uvm_analysis_port Extend the uvm_analysis_export class Extend the uvm_subscriber class Instantiate a uvm_tlm_analysis_fifo
	Components in testbench 6.0Assignment	 Introduction The testers Driver Monitor Coverage The Scoreboard
	Connections in testbench 6.0Assignment	 The AluEnv TLM diagram AluEnv.build_phase() AluEnv.connect_phase() RandomTest and MaxTest
	uvm_object in PythonAssignment	 Introduction Creating a string from an object Comparing objects Copying and cloning
	➤ Sequence testbench: 7.0 ➤ Assignment	 Introduction UVM Sequence Overview Driver AluEnv AluSeqItem Creating sequences Starting a sequence in a test
INDE	➢ Fibonacci testbench: 7.1➢ Assignment	 Introduction Fibonacci numbers FibonacciSeq Driver Sequence timing AluEnv
	get_response() testbench: 7.2Assignment	 Introduction AluResultItem Driver get_response() pitfalls

	Virtual sequence testbench: 8.0Assignment	 Introduction Launching sequences from a virtual sequence Running sequences in parallel Creating a programming interface
SKSEMAU	 UVM-ML Frame work UVM-based verification of RISC-V cores ML-driven test generation for instruction coverage Assignment 	 Introduction Platforms and Simulators UVM-ML Open Architecture: Status, Use Backplane Architecture Adapters TLM 1.0 & 2.0 Support Real time Use case studies with UVM-ML framework

Thank You

INDUSTRY-4,0